

WHAT IS CLAIMED IS:

- 1        1.     An integrated circuit comprising:  
2        a plurality of pins; and  
3        at least one scan path per pin.
- 1        2.     The integrated circuit of claim 1 wherein:  
2        a first I/O pin is operable to input scan test data at a first test time; and  
3        the first I/O pin is operable to output scan test data at a second test time.
- 1        3.     The integrated circuit of claim 2 wherein:  
2        the first I/O pin is operable to input scan test data to a first scan path at the  
3        first test time;  
4        a second I/O pin is operable to input scan test data to a second scan path at  
5        the first test time;  
6        the first I/O pin is operable to output scan test data from the second scan path  
7        at the second test time; and  
8        the second I/O pin is operable to output scan test data from the first scan path  
9        at the second test time.
- 1        4.     The integrated circuit of claim 3 wherein the first scan path further  
2        comprises a series of scan paths.
- 1        5.     The integrated circuit of claim 2 further comprising a series of scan  
2        paths wherein:  
3        the first I/O pin is operable to input scan test data to the series at a first test  
4        time; and  
5        the first I/O pin is operable to output scan test data from the series at a second  
6        test time.
- 1        6.     The integrated circuit of claim 2 further comprising functional circuitry  
2        wherein:  
3        the scan path interacts with the functional circuitry; and  
4        the I/O pin is operable to input scan test data at the first test time; and  
5        the I/O pin is operable to output scan test data at the second test time.

1           7.     The integrated circuit of claim 2 further comprising functional circuitry  
2 wherein:

3           the I/O pin is operable to input functional test data at the first test time; and  
4           the I/O pin is operable to output functional test data at a the second test time.

1           8.     An integrated circuit comprising:  
2           a first I/O pin operable to receive input data during a test time; and  
3           a second I/O pin operable to provide output data during the test time.

1           9.     The integrated circuit of claim 8 further comprising a first scan path  
2 wherein:

3           the first I/O pin is operable to input scan test data during the test time; and  
4           the second I/O pin is operable to output scan test data during the test time.

5           10.    The integrated circuit of claim 9 further comprising a second scan path  
6 wherein:

7           the first I/O pin is operable to input scan test data to the first scan path during  
8 the test time;

9           the output from the first scan path is input to the second scan path; and

10          the second I/O pin is operable to output scan test from the second scan path  
11 data during the test time.

1           11.    The integrated circuit of claim 9 further comprising any number of scan  
2 paths and the same number of I/O pins wherein:

3           each I/O pin is operable to input scan test data during the test time;

4           each I/O pin is operable to input scan test data during the test time; and

5           a tester determines the function of each I/O pin during the test time.

1           12.    An integrated circuit comprising;

2           a functional circuit operable to produce functional output;

3           a scan path operable to produce scan output;

4           an I/O pin operable to be used as input at a first time and as output at a  
5 second time; and

6           a flip-flop coupled to the I/O pin and to the functional circuit and the scan path  
7 operable to hold the functional output or the scan output for a clock cycle.

1        13.    The integrated circuit of claim 12 further comprising:  
2        a number of scan paths;  
3        the same number of I/O pads; and  
4        the same number of flip-flops operable to form at least one register.

1        14.    The integrated circuit of claim 13 wherein  
2        each I/O pad further comprises a scan output buffer;  
3        each flip-flop further comprises;  
4                a compact-control signal;  
5                an output-data signal; and  
6                an and-gate operable to eliminate don't-care data; and  
7        the register is operable as a compaction register.

1        15.    The integrated circuit of claim 13 wherein:  
2        each I/O pad further comprises;  
3                a reseed multiplexer operable to receive functional output data and  
4        scan input data;  
5                a reseed control signal operable to control the reseed multiplexer; and  
6        the register is operable as a reseed register.

1        16.    The integrated circuit of claim 15 wherein:  
2        each I/O pad further comprises an or-gate operable to receive input from the  
3        output of a linear feedback shift register; and  
4        the register is operable as a linear feedback shift register.

1        17.    The integrated circuit of claim 13 further comprising a second number  
2        of flip-flops operable to form a compaction register wherein:  
3        the integrated circuit is operable to perform reseeding; and  
4        the integrated circuit is at the same time operable to perform compaction.

1        18.    The integrated circuit of claim 17 wherein the compaction register can  
2        be read serially.

1        19.    A method comprising:  
2        inputting scan data to an I/O pin during a first time;  
3        processing the scan data in a scan path to produce scan output data; and

4 outputting the scan output data to the I/O pin at a second time.

1 20. The method of claim 19 further comprising:  
2 multiplexing output data and scan output data; and  
3 storing the output data or scan output data in a flip-flop during the first time.

4 21. The method of claim 20 further comprising:  
5 connecting a number of flip-flops associated with I/O pins; and  
6 forming a register performing a reseed test.

1 22. The method of claim 21 wherein forming a register further comprises:  
2 sending a compact control signal;  
3 and-gating the compact control signal with the output data;  
4 eliminating don't care data; and  
5 performing compaction.

1 23. The method of claim 21 wherein forming a register further comprises:  
2 sending a reseed control signal to a reseed multiplexer;  
3 multiplexing functional output data and scan input data; and  
4 performing a reseed test.

1 24. The method of claim 23 wherein multiplexing further comprises:  
2 receiving gated input from a linear feedback shift register; and  
3 performing a linear feedback shift register reseed test.

1 25. The method of claim 19 wherein the first time and the second time  
2 occur during the same clock cycle.